



R65C00 CMOS Microcomputer System DATA SHEET

R65C00 MICROPROCESSORS (CPU)

DESCRIPTION

The 8-bit R65C00 microcomputer system is produced with CMOS Silicon Gate technology. Advanced system architecture enhances its performance speeds; a family of software-compatible microprocessor (CPU) devices (described below) enhances system cost-effectiveness. Rockwell also provides memory and microcomputer systems, as well as low-cost design aids and documentation.

R65C00 MICROPROCESSOR (CPU) CONCEPT

Three CPU devices are available. All are software-compatible and provide addressable memory, interrupt input, and on-chip clock oscillators and drivers options. All are bus-compatible with the NMOS R6500 family devices.

The family includes two microprocessors with on-board clock oscillators and drivers and one microprocessor driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The slave processor version is geared for multiprocessor system applications where maximum timing control is mandatory. All R65C00 microprocessors are available in a variety of packaging (ceramic and plastic), operating frequency (2 MHz, 3 MHz and 4 MHz), and temperature (commercial and industrial) versions.

MEMBERS OF THE R65C00 MICROPROCESSOR (CPU) FAMILY

Microprocessors with Internal Clock Generator:

Model	Addressable Memory
R65C02	64K Bytes
R65C102	64K Bytes

Microprocessors with External Clock Input:

Model	Addressable Memory
R65C112	64K Bytes

FEATURES

- CMOS silicon gate technology
- Low Power (4mA/MHz)
- Downward software compatible with R6502
 - Twelve additional instructions
 - Two new addressing modes
- Single 5V $\pm 20\%$ power supply
- Eight bit parallel processing
- Decimal and binary arithmetic
- True indexing capability
- Programmable stack pointer
- Interrupt capability
- Non-maskable interrupt
- Use with any type of speed memory
- Eight-bit Bidirectional Data Bus
- Addressable memory range of up to 64K bytes
- "Ready" input
- Direct Memory Access capability
- Memory Lock Output
- 2MHz, 3MHz, and 4MHz versions
- Choice of external or on-chip clocks
- On-the-chip clock options
 - External single clock input
 - Direct Crystal Input (± 4)
- Commercial and industrial temperature versions
- Pipeline architecture
- Slave Processor Version (R65C112)

ORDERING INFORMATION

ORDER NUMBER:

R65C102

R65C02

R65C112

Temp Range

No Suffix = 0°C to +70°C
E = -40°C to +85°C

Package C = Ceramic
P = Plastic

Frequency Range

A = 2 MHz
B = 3 MHz
C = 4 MHz

SIGNAL DESCRIPTION

Clocks ($\phi_0, \phi_1, \phi_2, \phi_4$)

The R65C112 requires an external ϕ_2 clock.

The R65C02 requires an external ϕ_0 clock.

The R65C102 clocks may be generated externally or internally with a crystal across XTLI and XTLO.

ϕ_0 —TTL input clock to the R65C02

ϕ_4 —Quadrature output clock from the R65C102. The address is valid at the rising edge of ϕ_4 .

When the input clock is stopped the CPU is in the standby mode.

Address Bus (A0-A15)

These outputs are TTL compatible and capable of driving one standard TTL load and 130 pF.

Data Bus (D0-D7)

The data bus uses eight pins. This is a bidirectional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pF.

Ready (RDY)

This input signal allows the user to halt or single step the microprocessor on all cycles. A negative transition to the low state during or coincident with phase one (ϕ_1) will halt the microprocessor with the output address lines reflecting the current address being accessed. During a Write cycle the data bus will reflect the current data being written.

While RDY is low the CPU is in a low power mode.

Bus Enable (BE)

The BE input allows an external device to tri-state the address, data, and R/W lines by taking this line to a logical zero state.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are saved in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE and program counter high from location FFFF, thus transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. An external pull-up resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the state of the interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

NMI requires an external resistor to V_{CC} for proper wire-OR operations.

Inputs IRQ and NMI are hardware interrupt lines sampled during ϕ_2 (phase 2). They begin the appropriate interrupt routine on the ϕ_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A negative going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of ϕ_1 and must be externally synchronized.

SYNC

This output line identifies those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during ϕ_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the ϕ_1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain there until the RDY line goes high. In this manner the SYNC signal can be used to control RDY to cause single instruction execution.

Reset

This input resets or starts the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

This line is a Schmitt trigger input which facilitates the use of an RC network as a power on reset circuit.

Memory Lock (ML)

This output may be used by external bus arbitration circuitry to avoid the interruption of read-modify-write instructions. These instructions are ASL, DEC, INC, LSR, RMB, ROR, SMB, TRB, and TSB.

ADDRESSING MODES

ACCUMULATOR ADDRESSING—This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING—In immediate addressing, the second byte of the instruction contains the operand, with no further memory addressing required.

ABSOLUTE ADDRESSING—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 64K bytes of addressable memory.

ZERO PAGE ADDRESSING—The zero page instructions allow for shorter code and execution times by fetching only the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING—(X, Y indexing)—This form of addressing is used with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order eight bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING—(X, Y indexing)—This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X" and "Absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields, resulting in reduced coding and execution time.

INDEXED ABSOLUTE INDIRECT—(new addressing mode)
JMP (IND), X—The contents of the second and third instruction bytes are added to the X-register. The sixteen-bit result is a memory address containing the effective address.

NEW

IMPLIED ADDRESSING—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING—In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents are the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING—In indirect indexed addressing (referred to as (Indirect, Y)), the second byte of the instruction points to a memory location in page zero. The contents of this memory location are added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT—The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location are contained in the third byte of the instruction. The contents of the fully specified memory location are the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter. (JMP (IND) only)

INDIRECT—(new addressing mode)—The second byte of the instruction contains a zero page address serving as the indirect pointer.

R65C02, R65C102, R65C112 Microprocessors

INSTRUCTION SET ALPHABETIC SEQUENCE

Mnemonic	Function	Mnemonic	Function	
(2) ADC	Add Memory to Accumulator with Carry		NOP	No Operation
(2) AND	"AND" Memory with Accumulator	(2) ORA	"OR" Memory with Accumulator	
ASL	Shift Left One Bit (Memory or Accumulator)			
(1) BBR	Branch on Bit Reset	PHA	Push Accumulator on Stack	
(1) BBS	Branch on Bit Set	PHP	Push Processor Status on Stack	
BCC	Branch on Carry Clear	(1) PHX	Push X Register on Stack	
BCS	Branch on Carry Set	(1) PHY	Push Y Register on Stack	
BEQ	Branch on Result Zero	PLA	Pull Accumulator from Stack	
(2) BIT	Test Bits in Memory with Accumulator	PLP	Pull Processor Status from Stack	
BMI	Branch on Result Minus	(1) PLX	Pull X Register from Stack	
BNE	Branch on Result not Zero	(1) PLY	Pull Y Register from Stack	
BPL	Branch on Result Plus			
(1) BRA	Branch Always	(1) RMB	Reset Memory Bit	
BRK	Force Break	ROL	Rotate One Bit Left (Memory or Accumulator)	
BVC	Branch on Overflow Clear	ROR	Rotate One Bit Right (Memory or Accumulator)	
BVS	Branch on Overflow Set	RTI	Return from Interrupt	
CLC	Clear Carry Flag	RTS	Return from Subroutine	
CLD	Clear Decimal Mode			
CLI	Clear Interrupt Disable Bit	SBC	Subtract Memory from Accumulator with Borrow	
CLV	Clear Overflow Flag	SEC	Set Carry Flag	
(2) CMP	Compare Memory and Accumulator	SED	Set Decimal Mode	
CPX	Compare Memory and Index X	SEI	Set Interrupt Disable Status	
CPY	Compare Memory and Index Y	(1) SMB	Set Memory Bit	
(2) DEC	Decrement Memory by One	(2) STA	Store Accumulator in Memory	
DEX	Decrement Index X by One	STX	Store Index X in Memory	
DEY	Decrement Index Y by One	STY	Store Index Y in Memory	
		(1) STZ	Store Zero	
(2) EOR	"Exclusive-OR" Memory with Accumulator			
(2) INC	Increment Memory by One	TAX	Transfer Accumulator to Index X	
INX	Increment Index X by One	TAY	Transfer Accumulator to Index Y	
INY	Increment Index Y by One	(1) TRB	Test and Reset Bits	
(2) JMP	Jump to New Location	(1) TSB	Test and Set Bits	
JSR	Jump to New Location Saving Return Address	TSX	Transfer Stack Pointer to Index X	
(2) LDA	Load Accumulator with Memory	TXA	Transfer Index X to Accumulator	
LDX	Load Index X with Memory	TXS	Transfer Index X to Stack Register	
LDY	Load Index Y with Memory	TYA	Transfer Index Y to Accumulator	
LSR	Shift One Bit Right (Memory or Accumulator)			


NOTES:

- (1) New Instruction
- (2) Previous Instruction with additional addressing mode(s)

R65C02, R65C102, R65C112 Microprocessors

INSTRUCTION SET OP CODE MATRIX

		LSD		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
		MSD		BRK Implied	ORA (IND), X 2 6	ORA (IND)	ORA (IND), Y 2 5	TSB ZP 2 5	ORA ZP 2 3	ASL ZP 2 5	RMB0 ZP 2 5	PHP Implied	ORA IMM	ASL Accum			TSB ABS	ORA ABS	ASL ABS	BBR0 ZP 3 5"
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	
1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	
2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5	
3	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	
4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	
5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	
6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	
7	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	0	
8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	0	1	
9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	0	1	2	
A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	0	1	2	3	
B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	
C	D	E	F	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	
D	E	F	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	
E	F	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	
F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	



— New Opcode



— OP Code
— Addressing Mode
— Instruction Bytes; Machine Cycles

† Add 1 to N if in decimal mode.

‡ Add 1 to N if page boundary is crossed.

** Add 1 to N if branch occurs to same page;
Add 2 to N if branch occurs to different page.

R65C02, R65C102, R65C112 Microprocessors

HARDWARE SPECIFICATIONS

R65C02—40 Pin Package

Pin Outs

VSS	1	40	RES
RDY	2	39	ϕ_2 (OUT)
ϕ_1 (OUT)	3	38	S.O.
IRQ	4	37	ϕ_1 (IN)
N.C.	5	36	N.C.
NMI	6	35	N.C.
SYNC	7	34	R/W
VCC	8	33	D0
A0	9	32	D1
A1	10	31	D2
A2	11	30	D3
A3	12	29	D4
A4	13	28	D5
A5	14	27	D6
A6	15	26	D7
A7	16	25	A15
A8	17	24	A14
A9	18	23	A13
A10	19	22	A12
A11	20	21	VSS

FEATURES

- Pin Compatible with NMOS R6502
- 64K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- On-the-chip Clock
 - TTL Level Single Phase Input
- SYNC Signal
 - (can be used for single instruction execution)
- RDY Signal
 - (can be used to halt or single cycle execution)
- Two Phase Output Clock for Timing of Support Chips
- NMI Interrupt

R65C102—40 Pin Package

VSS	1	40	RES
RDY	2	39	ϕ_2 (OUT)
ϕ_1 (OUT)	3	38	S.O.
IRQ	4	37	XTLI
ML	5	36	BE
NMI	6	35	XTLO
SYNC	7	34	R/W
VCC	8	33	D0
A0	9	32	D1
A1	10	31	D2
A2	11	30	D3
A3	12	29	D4
A4	13	28	D5
A5	14	27	D6
A6	15	26	D7
A7	16	25	A15
A8	17	24	A14
A9	18	23	A13
A10	19	22	A12
A11	20	21	VSS

FEATURES

- ϕ_1 Quadrature Clock Output eases access time requirements
- 64K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- On-the-chip Clock
 - TTL Level Single Phase Input
 - RC Time Base Input
 - Crystal Time Base Input (+ 4)
- SYNC Signal (can be used for signal instruction execution)
- RDY Signal (can be used to halt or single cycle execution)
- Two Phase Output Clock for Timing of Support Chips
- NMI Interrupt
- Direct Memory Access Capability
- Memory Lock Output
- Bus Enable Signal


R65C112—40 Pin Package

VSS	1	40	RES
RDY	2	39	N.C.
N.C.	3	38	S.O.
IRQ	4	37	ϕ_2 (IN)
ML	5	36	BE
NMI	6	35	N.C.
SYNC	7	34	R/W
VCC	8	33	D0
A0	9	32	D1
A1	10	31	D2
A2	11	30	D3
A3	12	29	D4
A4	13	28	D5
A5	14	27	D6
A6	15	26	D7
A7	16	25	A15
A8	17	24	A14
A9	18	23	A13
A10	19	22	A12
A11	20	21	VSS


FEATURES

- Slave Processor Version
- 64K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- NMI Interrupt
- RDY Signal
- 8 Bit Bidirectional Data Bus
- SYNC and RDY Signal
- Two phase clock input
- Bus Enable
- Direct Memory Access capability
- Memory Lock Output

READ DATA FROM MEMORY OR PERIPHERALS TIMING



WRITE DATA TO MEMORY OR PERIPHERALS TIMING



*Hold time for BA, BS not specified

R65C02, R65C102, R65C112 Microprocessors

A.C. Electrical Timing Characteristics

Characteristic	Symbol	2MHz		3MHz		4MHz		Units
		Min	Max	Min	Max	Min	Max	
Cycle Time	T_{Cyc}	500		333		250		ns
Pulse Width, 02 Low	PW_{02L}	210		160		100		ns
Pulse Width, 02 High	PW_{02H}	220		170		110		ns
Clock Rise & Fall Time	T_R, T_F		15		12		10	ns
Pulse Width, 04 Low	PW_{04L}	210		150		100		ns
Pulse Width, 04 High	PW_{04H}	220		160		110		ns
Delay Time 02 to 04 Rise	T_{AVS}	80	125		94		63	ns
Address Delay	T_{ADS}		100		75		50	ns
Address Hold Time (Address, R/W)	T_{HRW}	20		20		20		ns
Address Valid to 04 Rise	T_{A04}	25		18		12		ns
Data Delay Time (Write)	T_{DDW}		110		82		55	ns
Read Data Setup Time	T_{DSU}	40		30		20		ns
Read Data Hold Time	T_{HR}	10		10		10		ns
Write Data Hold Time	T_{HW}	30		30		30		ns
Read Access Time	T_{ACC}	340		254		168		ns
Processor Control Setup Time (RDY, S.O. Interrupts, Reset)	T_{AWS}	110		80		60		ns
Bus Enable Setup Time	T_{BE}	125		100		75		ns

5C02, R65C102, R65C112 Microprocessors

D.C. CHARACTERISTICS

Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 to +7.0	Vdc
Input Voltage	V_{IN}	-0.3 to +7.0	Vdc
Operating Temperature	T		°C
Commercial		0 to +70	
Industrial		-40 to +85	
Storage Temperature	T_{STG}	-55 to +150	°C

NOTE

This device contains input protection against damage to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than maximum rating.

Electrical Characteristics

($V_{CC} = 5.0 \pm 20\%$, $V_{SS} = 0$)


Characteristic	Symbol	Min	Max	Unit
Input High Voltage All Input Pins (except ϕ_2 on R65C112)	V_{IH}	2.0	$V_{CC} + 0.3$	Vdc
Input Low Voltage All Input Pins (except ϕ_2 on R65C112)	V_{IL}	-0.3	0.8	Vdc
Input High Voltage ϕ_{2in} on R65C112	V_{IH}	2.4	—	Vdc
Input Low Voltage ϕ_{2in} on R65C112	V_{IL}	—	0.4	Vdc
Input Leakage Current ($V_{IN} = 0$ to 5.25V, $V_{CC} = 0$) Logic (Excl. RDY, S.O.) ϕ_1 , ϕ_2 ϕ_{out}	I_{IN}	—	1.0 1.0 1.0	μA
Three-State (Off State) Input Current ($V_{IN} = 0.4$ to 2.4V, $V_{CC} = 5.25V$) Data Lines	I_{ISI}	—	10	μA
Output High Voltage ($I_{LOAD} = -100 \mu A$ dc, $V_{CC} = 4.75V$) SYNC, Data, A0-A15, R/W, ϕ_1 , ϕ_2	V_{OH}	$V_{SS} + 2.4$	—	Vdc
Output Low Voltage ($I_{LOAD} = 1.6 \text{ mA}$ dc, $V_{CC} = 4.75V$) SYNC, Data, A0-A15, R/W, ϕ_1 , ϕ_2	V_{OL}		$V_{SS} + 0.4$	Vdc
Power Dissipation 0 MHz (Standby) 1 MHz 2 MHz 3 MHz 4 MHz Low Power (RDY = 0)	P_D	—	10 20 40 60 80 10	μW mW
Capacitance at 25°C ($V_{IN} = 0$, $f = 1$ MHz) Logic Data A0-A15, R/W, SYNC ϕ_{out} ϕ_1 ϕ_2	C C_{IN} C_{out} $C_{\phi_{out}}$ C_{ϕ_1} C_{ϕ_2}	—	5 10 10 10 30 50	pF

NOTE


IRQ and NMI require external pull-up resistor.

CLOCK CONSIDERATIONS

EXAMPLE TIME BASE GENERATION



CRYSTAL: CTS KNIGHTS MP SERIES, OR EQUIVALENT



F	CIN	COUT	phi2
16 MHZ	16PF	16PF	4 MHZ
8 MHZ	18PF	18PF	2 MHZ
6 MHZ	20PF	20PF	1.5 MHZ
4 MHZ	24PF	24PF	1 MHZ

The oscillator in the R65C102 is series resonant.

The crystal input is
divided by 4: (R65C102 ONLY)


$$\phi_2 = \frac{\text{XTAL}}{4}$$

NOMINAL CRYSTAL PARAMETERS

	3.58	4.0	6.0	8.0	16.0	MHZ
RS	60	50	30-50	20-40	10-30	Ω
C0	3.5	6.5	4-6	4-6	3-5	PF
C1	.015	.025	.01-.02	.01-.02	.01-.02	PF
Q	740K	730K	720K	720K	720K	K

Note: These represent at-cut crystal parameters only. Others may be used.

R6500 INTERNAL ARCHITECTURE



ELECTRONIC DEVICES DIVISION REGIONAL ROCKWELL SALES OFFICES

HOME OFFICE
 Electronic Devices Division
 Rockwell International
 4311 Jamboree Road
 Newport Beach, California 92660

Mailing Address:
 P.O. Box C
 Newport Beach, California 92660
 Mail Code 501 300
 Tel: 714-833-4700
 TWX: 910 591-1698

UNITED STATES
 Electronic Devices Division
 Rockwell International
 1842 Reynolds
 Irvine, California 92714
 (714) 833-4655
 ESL 62108710
 TWX 910 595-2518

Electronic Devices Division
 Rockwell International
 921 Bowser Road
 Richardson, Texas 75080
 (214) 996-6500
 Telex 73 307

Electronic Devices Division
 Rockwell International
 10700 West Higgins Rd., Suite 102
 Rosemont, Illinois 60018
 (312) 297-8462
 TWX 910 233-0179 (RI MED ROSM)

Electronic Devices Division
 Rockwell International
 5001B Greentree
 Executive Campus, Rt. 73
 Marlton, New Jersey 08053
 (609) 596-0090
 TWX 710 940-1377

FAR EAST
 Electronic Devices Division
 Rockwell International Overseas Corp
 Itōhō Hirakawa-cho Bldg.
 7-6, 2-chome Hirakawa-cho
 Chiyoda-ku Tokyo 102 Japan
 (03) 265-8806
 Telex J22198

EUROPE
 Electronic Devices Division
 Rockwell International GmbH
 Fraunhoferstrasse 11
 D-8033 München-Martinsried
 West Germany
 (089) 857-6016
 Telex 0521/2650 rmd d

Electronic Devices Division
 Rockwell International
 Heathrow House, Bath Rd
 Clandford, Hounslow,
 Middlesex, England
 (01) 759-9911
 Telex 851-25463

Electronic Devices
 Rockwell Collins
 Via Boccaccio, 23
 20123 Milano, Italy
 498 74 79
 Telex 202/82

YOUR LOCAL REPRESENTATIVE